Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
yosys
/
bb0851bfc52455f2d93ee878f1876a691564b4ed
/
.
/
tests
/
lut
/
map_mux.v
blob: ccecf30230f94c658fb5c017dcd7ac5d7e5b3d0d [
file
]
module
top
(...);
input a
,
b
,
s
;
output y
;
assign y
=
s
?
a
:
b
;
endmodule