Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
yosys
/
bb0851bfc52455f2d93ee878f1876a691564b4ed
/
.
/
tests
/
lut
/
map_or.v
blob: 8b8c551885ba2871f3abf489cad106815627090e [
file
]
module
top
(...);
input a
,
b
;
output y
;
assign y
=
a
|
b
;
endmodule