Sign in
foss-fpga-tools
/
third_party
/
yosys
/
e1d4e683b42bb1b75acb4054a94610cdc9fec0e7
/
.
/
tests
/
errors
/
syntax_err09.v
blob: 1e472eb94ae9d0283aecd18824b50d5e458ea338 [
file
]
module
a
(
input wire x
=
1
'b0);
endmodule
