Sign in
foss-fpga-tools
/
third_party
/
yosys
/
ebb059896a55efacf1d90f78dbd25faff30969e2
/
.
/
tests
/
errors
/
syntax_err09.v
blob: 1e472eb94ae9d0283aecd18824b50d5e458ea338 [
file
]
module
a
(
input wire x
=
1
'b0);
endmodule
