Sign in
foss-fpga-tools
/
third_party
/
yosys
/
refs/heads/dave/dotstar
/
.
/
manual
/
PRESENTATION_ExSyn
/
opt_01.v
blob: 5d3c1ea49fc04d0e2d2aed30b98dc08fcaac829c [
file
] [
log
] [
blame
] [
edit
]
module
test
(
input A
,
B
,
output Y
);
assign Y
=
A
?
A
?
B
:
1
'b1 : B;
endmodule