Sign in
foss-fpga-tools
/
third_party
/
yosys
/
refs/heads/eddie/exp2
/
.
/
passes
/
tests
/
flowmap
/
pack1p.v
blob: fdb278833703601065112ef038be9e1e4371d01f [
file
] [
log
] [
blame
] [
edit
]
// Like pack1.v, but results in a simpler network.
module
top
(...);
input a
,
b
,
c
,
d
,
e
,
f
,
g
,
h
;
wire x
=
c
|
d
;
wire y
=
e
&
f
;
wire u
=
a
&
b
;
wire v
=
x
|
y
;
wire w
=
g
&
h
;
output s
=
u
|
v
;
output t
=
v
|
w
;
endmodule