Sign in
foss-fpga-tools
/
third_party
/
yosys
/
refs/heads/eddie/exp2
/
.
/
tests
/
lut
/
map_and.v
blob: 68ae33fd6deeac155afa349086a7ec1e3ccd141b [
file
] [
log
] [
blame
] [
edit
]
module
top
(...);
input a
,
b
;
output y
;
assign y
=
a
&
b
;
endmodule