Sign in
foss-fpga-tools
/
third_party
/
yosys
/
refs/heads/mwk/iopadmap-fixes
/
.
/
manual
/
PRESENTATION_ExSyn
/
techmap_01.v
blob: c53ca91a8b4cf6d3c44dc68a74bb2991636de5b4 [
file
] [
log
] [
blame
] [
edit
]
module
test
(
input
[
31
:
0
]
a
,
b
,
output
[
31
:
0
]
y
);
assign y
=
a
+
b
;
endmodule