Sign in
foss-fpga-tools
/
third_party
/
yosys
/
refs/heads/mwk/xilinx-bufpll
/
.
/
tests
/
arch
/
common
/
tribuf.v
blob: e1d701611eb579a17e04f12e1aea970e3cb47fa6 [
file
] [
log
] [
blame
] [
edit
]
module
tristate
(
en
,
i
,
o
);
input en
;
input i
;
output reg o
;
always
@(
en
or
i
)
o
<=
(
en
)?
i
:
1
'bZ;
endmodule
