Sign in
foss-fpga-tools
/
third_party
/
yosys
/
refs/heads/mwk/xilinx-dff-improvements
/
.
/
tests
/
errors
/
syntax_err08.v
blob: d41bfd6c94a258e7766ff56da6daf4f7f7106272 [
file
] [
log
] [
blame
] [
edit
]
module
a
;
wire
[
5
:
0
]
x
;
wire
[
3
:
0
]
y
;
assign y
=
x
55
;
endmodule
