blob: 214ce8b11ff0e8f40daa5645b01305b174d1ea53 [file] [log] [blame] [edit]
read_verilog opt_expr_cmp.v
equiv_opt -assert opt_expr -fine
design -load postopt
select -assert-count 0 t:$gt t:$ge t:$lt t:$le