Sign in
foss-fpga-tools
/
third_party
/
yosys
/
refs/heads/mwk/xilinx-dsp48-sim
/
.
/
tests
/
errors
/
syntax_err03.v
blob: 6eec44ade3d8b4d4a987e2deeb146fcb08bf147c [
file
] [
log
] [
blame
] [
edit
]
module
a
;
task to
(
input
[
3
]
x
);
endtask
endmodule
