Sign in
foss-fpga-tools
/
third_party
/
yosys
/
refs/heads/mwk/xilinx-dsp48-sim
/
.
/
tests
/
errors
/
syntax_err06.v
blob: b35a1dea24f7531923e8245856a9ba93a863b620 [
file
] [
log
] [
blame
] [
edit
]
module
a
;
initial
begin
:
label1
end
:
label2
endmodule
