| ==19043== Memcheck, a memory error detector |
| ==19043== Copyright (C) 2002-2015, and GNU GPL'd, by Julian Seward et al. |
| ==19043== Using Valgrind-3.11.0 and LibVEX; rerun with -h for copyright info |
| ==19043== Command: ../../dist/Debug/GNU-Linux/surelog altpllpll_bb.v altpllpll.v cpu_jtag_debug_module_sysclk.v cpu_jtag_debug_module_tck.v cpu_jtag_debug_module_wrapper.v cpu_mult_cell.v cpu_oci_test_bench.v cpu_test_bench.v custom_dma_burst_0.v custom_dma_burst_1.v custom_dma_burst_2.v custom_dma_burst_3.v custom_dma_burst_4.v custom_dma_burst_5.v custom_dma_clock_0.v custom_dma.v ddr_pll_stratixii_bb.v ddr_pll_stratixii.v ddr_sdram_auk_ddr_clk_gen.v ddr_sdram_auk_ddr_datapath.v ddr_sdram_auk_ddr_dll.v ddr_sdram_auk_ddr_dqs_group.v ddr_sdram_auk_ddr_sdram.v ddr_sdram_bb.v ddr_sdram_example_driver.v ddr_sdram_test_component.v ddr_sdram.v fir_dma.v jtag_uart.v pipeline_bridge.v pll.v sysid.v timestamp_timer.v -d inst +incdir+.+dma dma/burst_write_master.v dma/custom_FIR.v dma/latency_aware_read_master.v dma/pipelined_read_burst_write_dma.v dma/slave.v dma/transform_block.v +libext+.v -write_pp -verbose -mt max -parse -fileunit -nopython |
| ==19043== |
| ******************************************** |
| * SURELOG System Verilog Compiler/Linter * |
| ******************************************** |
| |
| [INFO :CM0023] Creating log file ./slpp_unit/surelog.log. |
| |
| [INFO :CM0024] Executing with 4 threads. |
| |
| [INFO :CM0020] Separate compilation-unit mode is on. |
| |
| [INFO :PP0122] Processing source file "altpllpll_bb.v". |
| |
| [INFO :PP0122] Processing source file "cpu_jtag_debug_module_sysclk.v". |
| |
| [INFO :PP0122] Processing source file "altpllpll.v". |
| |
| [INFO :PP0122] Processing source file "cpu_jtag_debug_module_tck.v". |
| |
| [INFO :PP0122] Processing source file "cpu_jtag_debug_module_wrapper.v". |
| |
| [INFO :PP0122] Processing source file "custom_dma_burst_0.v". |
| |
| [INFO :PP0122] Processing source file "custom_dma_burst_1.v". |
| |
| [INFO :PP0122] Processing source file "cpu_mult_cell.v". |
| |
| [INFO :PP0122] Processing source file "custom_dma_burst_3.v". |
| |
| [INFO :PP0122] Processing source file "custom_dma_burst_2.v". |
| |
| [INFO :PP0122] Processing source file "custom_dma_burst_4.v". |
| |
| [INFO :PP0122] Processing source file "custom_dma.v". |
| |
| [INFO :PP0122] Processing source file "cpu_oci_test_bench.v". |
| |
| [INFO :PP0122] Processing source file "cpu_test_bench.v". |
| |
| [INFO :PP0122] Processing source file "ddr_pll_stratixii.v". |
| |
| [INFO :PP0122] Processing source file "custom_dma_burst_5.v". |
| |
| [INFO :PP0122] Processing source file "custom_dma_clock_0.v". |
| |
| [INFO :PP0122] Processing source file "ddr_sdram_auk_ddr_datapath.v". |
| |
| [INFO :PP0122] Processing source file "ddr_pll_stratixii_bb.v". |
| |
| [INFO :PP0122] Processing source file "ddr_sdram_bb.v". |
| |
| [INFO :PP0122] Processing source file "ddr_sdram_auk_ddr_dqs_group.v". |
| |
| [INFO :PP0122] Processing source file "ddr_sdram_auk_ddr_clk_gen.v". |
| |
| [INFO :PP0122] Processing source file "pll.v". |
| |
| [INFO :PP0122] Processing source file "ddr_sdram_example_driver.v". |
| |
| [INFO :PP0122] Processing source file "ddr_sdram_auk_ddr_dll.v". |
| |
| [INFO :PP0122] Processing source file "sysid.v". |
| |
| [INFO :PP0122] Processing source file "timestamp_timer.v". |
| |
| [INFO :PP0122] Processing source file "ddr_sdram_auk_ddr_sdram.v". |
| |
| [INFO :PP0122] Processing source file "dma/burst_write_master.v". |
| |
| [INFO :PP0122] Processing source file "ddr_sdram.v". |
| |
| [INFO :PP0122] Processing source file "ddr_sdram_test_component.v". |
| |
| [INFO :PP0122] Processing source file "jtag_uart.v". |
| |
| [INFO :PP0122] Processing source file "dma/latency_aware_read_master.v". |
| |
| [INFO :PP0122] Processing source file "dma/custom_FIR.v". |
| |
| [INFO :PP0122] Processing source file "fir_dma.v". |
| |
| [INFO :PP0122] Processing source file "dma/slave.v". |
| |
| [INFO :PP0122] Processing source file "dma/pipelined_read_burst_write_dma.v". |
| |
| [INFO :PP0122] Processing source file "pipeline_bridge.v". |
| |
| [INFO :PP0122] Processing source file "dma/transform_block.v". |
| |
| [INFO :PP0123] Processing include file "c:/altera/91sp2/quartus/eda/sim_lib/altera_mf.v". |
| |
| [ERROR:PP0101] custom_dma.v, line 20466: Cannot open include file "c:/altera/91sp2/quartus/eda/sim_lib/altera_mf.v". |
| |
| [INFO :PP0123] Processing include file "c:/altera/91sp2/quartus/eda/sim_lib/220model.v". |
| |
| [ERROR:PP0101] custom_dma.v, line 20467: Cannot open include file "c:/altera/91sp2/quartus/eda/sim_lib/220model.v". |
| |
| [INFO :PP0123] Processing include file "c:/altera/91sp2/quartus/eda/sim_lib/sgate.v". |
| |
| [ERROR:PP0101] custom_dma.v, line 20468: Cannot open include file "c:/altera/91sp2/quartus/eda/sim_lib/sgate.v". |
| |
| [INFO :PP0123] Processing include file "c:/altera/91sp2/quartus/eda/sim_lib/stratixii_atoms.v". |
| |
| [ERROR:PP0101] custom_dma.v, line 20469: Cannot open include file "c:/altera/91sp2/quartus/eda/sim_lib/stratixii_atoms.v". |
| |
| [INFO :PP0123] Processing include file "ddr_sdram_auk_ddr_dqs_group.v". |
| |
| [INFO :PP0123] Processing include file "ddr_sdram_auk_ddr_clk_gen.v". |
| |
| [INFO :PP0123] Processing include file "ddr_sdram_auk_ddr_datapath.v". |
| |
| [INFO :PP0123] Processing include file "ddr_sdram.vo". |
| |
| [ERROR:PP0101] custom_dma.v, line 20473: Cannot open include file "ddr_sdram.vo". |
| |
| [INFO :PP0123] Processing include file "fir_dma.vo". |
| |
| [ERROR:PP0101] custom_dma.v, line 20474: Cannot open include file "fir_dma.vo". |
| |
| [INFO :PP0123] Processing include file "pll.v". |
| |
| [INFO :PP0123] Processing include file "altpllpll.v". |
| |
| [INFO :PP0123] Processing include file "custom_dma_burst_2.v". |
| |
| [INFO :PP0123] Processing include file "sysid.v". |
| |
| [INFO :PP0123] Processing include file "custom_dma_burst_5.v". |
| |
| [INFO :PP0123] Processing include file "jtag_uart.v". |
| |
| [INFO :PP0123] Processing include file "custom_dma_burst_0.v". |
| |
| [INFO :PP0123] Processing include file "pipeline_bridge.v". |
| |
| [INFO :PP0123] Processing include file "ddr_sdram_test_component.v". |
| |
| [INFO :PP0123] Processing include file "cpu_test_bench.v". |
| |
| [INFO :PP0123] Processing include file "cpu_mult_cell.v". |
| |
| [INFO :PP0123] Processing include file "cpu_oci_test_bench.v". |
| |
| [INFO :PP0123] Processing include file "cpu_jtag_debug_module_tck.v". |
| |
| [INFO :PP0123] Processing include file "cpu_jtag_debug_module_sysclk.v". |
| |
| [INFO :PP0123] Processing include file "cpu_jtag_debug_module_wrapper.v". |
| |
| [INFO :PP0123] Processing include file "cpu.vo". |
| |
| [ERROR:PP0101] custom_dma.v, line 20490: Cannot open include file "cpu.vo". |
| |
| [INFO :PP0123] Processing include file "custom_dma_clock_0.v". |
| |
| [INFO :PP0123] Processing include file "custom_dma_burst_1.v". |
| |
| [INFO :PP0123] Processing include file "timestamp_timer.v". |
| |
| [INFO :PP0123] Processing include file "custom_dma_burst_3.v". |
| |
| [INFO :PP0123] Processing include file "custom_dma_burst_4.v". |
| |
| [INFO :PA0200] Processing source file "altpllpll_bb.v". |
| |
| [INFO :PA0200] Processing source file "altpllpll.v". |
| |
| [INFO :PA0200] Processing source file "cpu_jtag_debug_module_tck.v". |
| |
| [INFO :PA0200] Processing source file "cpu_jtag_debug_module_sysclk.v". |
| |
| [INFO :PA0200] Processing source file "custom_dma_burst_0.v". |
| |
| [INFO :PA0200] Processing source file "cpu_jtag_debug_module_wrapper.v". |
| |
| [INFO :PA0200] Processing source file "cpu_mult_cell.v". |
| |
| [INFO :PA0200] Processing source file "custom_dma_burst_2.v". |
| |
| [INFO :PA0200] Processing source file "cpu_oci_test_bench.v". |
| |
| [INFO :PA0200] Processing source file "custom_dma_burst_3.v". |
| |
| [INFO :PA0200] Processing source file "custom_dma_burst_1.v". |
| |
| [INFO :PA0200] Processing source file "custom_dma_burst_5.v". |
| |
| [INFO :PA0200] Processing source file "cpu_test_bench.v". |
| |
| [INFO :PA0200] Processing source file "custom_dma_burst_4.v". |
| |
| [INFO :PA0200] Processing source file "custom_dma.v". |
| |
| [INFO :PA0200] Processing source file "custom_dma_clock_0.v". |
| |
| ==19043== |
| ==19043== Process terminating with default action of signal 2 (SIGINT) |
| ==19043== at 0x4E4298D: pthread_join (pthread_join.c:90) |
| ==19043== by 0x571EB96: std::thread::join() (in /usr/lib/x86_64-linux-gnu/libstdc++.so.6.0.21) |
| ==19043== by 0xBFE91F: SURELOG::Compiler::compileFileSet_(SURELOG::CompileSourceFile::Action, bool, std::vector<SURELOG::CompileSourceFile*, std::allocator<SURELOG::CompileSourceFile*> >&) (Compiler.cpp:430) |
| ==19043== by 0xBFEC83: SURELOG::Compiler::compile() (Compiler.cpp:471) |
| ==19043== by 0xC447A8: executeCompilation(int, char const**, bool, bool) (main.cpp:47) |
| ==19043== by 0xC44BC9: main (main.cpp:127) |
| ==19043== |
| ==19043== HEAP SUMMARY: |
| ==19043== in use at exit: 88,507,142 bytes in 983,889 blocks |
| ==19043== total heap usage: 1,853,477 allocs, 869,588 frees, 241,757,585 bytes allocated |
| ==19043== |
| ==19043== LEAK SUMMARY: |
| ==19043== definitely lost: 0 bytes in 0 blocks |
| ==19043== indirectly lost: 0 bytes in 0 blocks |
| ==19043== possibly lost: 1,152 bytes in 4 blocks |
| ==19043== still reachable: 88,505,990 bytes in 983,885 blocks |
| ==19043== of which reachable via heuristic: |
| ==19043== multipleinheritance: 8,538,880 bytes in 152,480 blocks |
| ==19043== suppressed: 0 bytes in 0 blocks |
| ==19043== Rerun with --leak-check=full to see details of leaked memory |
| ==19043== |
| ==19043== For counts of detected and suppressed errors, rerun with: -v |
| ==19043== ERROR SUMMARY: 0 errors from 0 contexts (suppressed: 0 from 0) |
