Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
356a4bf2123fc606ca19fbed9b9c535f149fdec5
/
.
/
SVIncCompil
/
Testcases
/
Verilator
/
t_flag_werror.v
blob: 11acd86833d1c4d45b88a4955c6869baeef3e862 [
file
] [
log
] [
blame
]
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2005 by Wilson Snyder.
module
t
(
/*AUTOARG*/
);
// Width error below
wire
[
3
:
0
]
foo
=
6
'h2e;
endmodule