blob: bbf6496542137e3811a8f8af87c27e4e65646445 [file] [log] [blame]
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2005 by Wilson Snyder.
module t (/*AUTOARG*/
// Inputs
clk
);
input clk;
looped looped ();
endmodule
module looped (/*AUTOARG*/);
looped looped ();
endmodule