Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
356a4bf2123fc606ca19fbed9b9c535f149fdec5
/
.
/
SVIncCompil
/
Testcases
/
Verilator
/
t_pp_underline_bad.v
blob: 28e1b26f40522e6e590fefafb68803a09bab96ca [
file
] [
log
] [
blame
]
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2004 by Wilson Snyder.
module
t
;
// verilator_no_inline_module
initial $stop
;
// Should have failed
endmodule