blob: eb4362514e5ef35b8ae05b2356f1eb5fb15e1de7 [file] [log] [blame]
read_verilog ../top.v
proc
write_edif -attrprop edif.edif
write_verilog synth.v