Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
356a4bf2123fc606ca19fbed9b9c535f149fdec5
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
backends
/
scripts
/
write_xaiger_map.ys
blob: 6139bfb370edf1f658be303bd166cfb204634592 [
file
] [
log
] [
blame
]
read_verilog
-
sv
../
top
.
v
proc
aigmap
write_xaiger
-
map a
.
map xaiger
.
xaiger
design
-
reset
read_verilog
-
sv
../
top_clean
.
v
synth
aigmap
write_xaiger xaiger
.
xaiger
synth
-
top top
write_verilog synth
.
v