Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
356a4bf2123fc606ca19fbed9b9c535f149fdec5
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
frontends
/
scripts
/
read_define.ys
blob: ea5926e3e62f36d171e7e0c6b984f859667397ee [
file
] [
log
] [
blame
]
read
-
formal
../
top
.
v
read
-
define MACRO
design
-
reset
read_verilog
../
top
.
v
synth
-
top top
write_verilog synth
.
v
