blob: 13ba9a81a353f02df9555efdd719833ad72419f4 [file] [log] [blame]
read -formal ../top.v
read -define MACRO
read -undef MACRO
design -reset
read_verilog ../top.v
synth -top top
write_verilog synth.v