blob: d11086b135a455dee80a40a27de0e44f33ca6496 [file] [log] [blame]
read -vhdl2k ../top.vhd
design -reset
read_verilog ../top.v
synth -top top
write_verilog synth.v