blob: 590439ca68805afaa802d501a0aa33ed38902940 [file] [log] [blame]
read -vhdl93 ../top.vhd
design -reset
read_verilog ../top.v
synth -top top
write_verilog synth.v