Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
356a4bf2123fc606ca19fbed9b9c535f149fdec5
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
frontends
/
scripts
/
verilog_defaults_clear.ys
blob: bfcb816c31757d20a229548b230cc1c17a83a4b7 [
file
] [
log
] [
blame
]
verilog_defaults
-
add
../
top1
.
v
verilog_defaults
-
clear
read_verilog
../
top
.
v
synth
-
top top
write_verilog synth
.
v