blob: bfcb816c31757d20a229548b230cc1c17a83a4b7 [file] [log] [blame]
verilog_defaults -add ../top1.v
verilog_defaults -clear
read_verilog ../top.v
synth -top top
write_verilog synth.v