Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
356a4bf2123fc606ca19fbed9b9c535f149fdec5
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
frontends
/
scripts
/
verilog_defaults_pop.ys
blob: a6df3b2a422142d7c4e865865aace26ba524e6d3 [
file
] [
log
] [
blame
]
verilog_defaults
-
add
"../top.v"
verilog_defaults
-
push
verilog_defaults
-
pop
read_verilog
proc
write_verilog synth
.
v
