Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
356a4bf2123fc606ca19fbed9b9c535f149fdec5
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
regression
/
issue_00095
/
top.v
blob: 77e3663e59dd4637f6f96526117163ab9ffa2d69 [
file
] [
log
] [
blame
]
module
top
(
b
);
inout b
=
0
==
c
;
assign c
=^
K
;
assign c
=
9
^
k
;
integer c
#0;endmodule