SVIncCompil/Testcases/YosysTests/regression/issue_00289/testbench.v

`timescale 1ns/1ps

module testbench;
    reg clk;

    initial begin
       // $dumpfile("testbench.vcd");
       // $dumpvars(0, testbench);

        #0 clk = 0;
        repeat (10000) begin
            #5 clk = 1;
            #5 clk = 0;
        end

        $display("OKAY");
    end

    wire o;


    top uut(clk,o);

    assert_dff check_o (clk,clk,o);

endmodule