SVIncCompil/Testcases/YosysTests/regression/issue_00474/testbench.v

module testbench;
    reg clk;

    initial begin
       // $dumpfile("testbench.vcd");
       // $dumpvars(0, testbench);

        #0 clk = 0;
        repeat (10000) begin
            #5 clk = 1;
            #5 clk = 0;
        end

        $display("OKAY");
    end

	wire b;

	top uut (clk,b);

	assert_X b_test(.clk(clk), .A(b));

endmodule