Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
356a4bf2123fc606ca19fbed9b9c535f149fdec5
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
regression
/
issue_01047
/
top.v
blob: 83ee98e56967231478853fd7a608ac2555621843 [
file
] [
log
] [
blame
]
module
top
(
y
,
w
);
output y
;
input
[
2
:
0
]
w
;
assign y
=
1
'b1 >> (w * (3'
b110
));
endmodule