Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
356a4bf2123fc606ca19fbed9b9c535f149fdec5
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
regression
/
issue_01206
/
top.il
blob: eb16c3db818bb77f6c408948c0f41eda91150312 [
file
] [
log
] [
blame
]
autoidx
1
attribute \top
1
module
\top
wire width
1073741824
$1
wire width
1073741824
$2
process $group_0
sync init
end
connect $1 $2
end