Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
356a4bf2123fc606ca19fbed9b9c535f149fdec5
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
regression
/
issue_01360
/
top.v
blob: 31b4e53e6a0d85e6a145b2110bd0c5b43df30825 [
file
] [
log
] [
blame
]
module
top
(
input clk
);
MyInterface
MyInterfaceInstance
();
endmodule
interface
MyInterface
();
logic not_an_empty_interface
;
endinterface
