Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
356a4bf2123fc606ca19fbed9b9c535f149fdec5
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
simple
/
nlutmap_error
/
top.v
blob: bf5740640862f1aafabd2af4102baac9fd676c82 [
file
] [
log
] [
blame
]
module
top
(
input x
,
input y
,
input cin
,
output A
,
output cout
);
wire p
,
r
,
s
;
xor
(
p
,
x
,
y
);
`ifndef BUG
xor (A,p,cin);
`
else
and
(
A
,
p
,
cin
);
`endif
and(r,p,cin);
and(s,x,y);
or(cout,r,s);
endmodule