Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
356a4bf2123fc606ca19fbed9b9c535f149fdec5
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
simple
/
scripts
/
expose_evert.ys
blob: 35e6921ee044f2252b6db4824048f670cc0cd0df [
file
] [
log
] [
blame
]
read_verilog
../
top
.
v
expose
-
evert
synth
-
top top
expose
-
evert
proc
expose
-
evert
flatten
opt
opt_rmdff
expose
-
evert
write_verilog synth
.
v
