blob: 6f84ea30f4569d2b29f386119b85ad2b8196dd5a [file] [log] [blame]
read_verilog ../top.v
extract -map ../top.v -constports
design -reset
read_verilog ../top.v
proc
write_verilog synth.v