blob: f3039e54f441620ced5e6315e920e97e480c922f [file] [log] [blame]
read_verilog ../top.v
proc
memory
tee -o result.log dump
design -reset
read_verilog ../top.v
synth -top top
write_verilog synth.v