blob: 15b232732229fc1ad91abc5ff71d8b541db10c44 [file] [log] [blame]
read_verilog ../top.v
synth -top top
abc -lut 5
nlutmap -luts 6 -assert
tee -o result.log dump
write_verilog synth.v