Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
356a4bf2123fc606ca19fbed9b9c535f149fdec5
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
simple
/
scripts
/
opt_lut_dlogic.ys
blob: 4f45029a089a9e3405b7405ee59aa147dbf188fb [
file
] [
log
] [
blame
]
read_verilog
../
top
.
v
synth_ice40
opt_lut
-
dlogic $_ANDNOT_
:
A
=
I0
design
-
reset
read_verilog
../
top
.
v
synth
-
top top
write_verilog synth
.
v
