Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
356a4bf2123fc606ca19fbed9b9c535f149fdec5
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
simple
/
scripts
/
shregmap_clkpol_any.ys
blob: 80eb447dec8155eaa432e178e5a68c9afc7c85ab [
file
] [
log
] [
blame
]
read_verilog
../
top
.
v
synth_greenpak4
-
run
begin
:
map_luts
shregmap
-
clkpol any
design
-
reset
read_verilog
../
top
.
v
write_verilog synth
.
v
