blob: 57e48b70e29c1959f85ea7d7dfe69bcc15e691ea [file] [log] [blame]
read_verilog ../top.v
proc
dff2dffe
techmap -assert -map +/techmap.v +/simlib.v
synth
write_verilog synth.v