tests/Escape/Escape_diff.log

********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

[INFO :CM0023] Creating log file ./slpp_unit/surelog.log.

[INFO :CM0020] Separate compilation-unit mode is on.

[INFO :PP0122] Preprocessing source file "/home/alain/Surelog/src/dist/surelog/bin/../sv/builtin.sv".

[INFO :PP0122] Preprocessing source file "top.v".

[INFO :PP0122] Preprocessing source file "top1.v".

[INFO :PA0201] Parsing source file "/home/alain/Surelog/src/dist/surelog/bin/../sv/builtin.sv".

[INFO :PA0201] Parsing source file "top.v".

[INFO :PA0201] Parsing source file "top1.v".

[WARNI:PA0205] top.v:27 No timescale set for "bottom2".

[WARNI:PA0205] top.v:36 No timescale set for "bottom3".

[WARNI:PA0205] top1.v:2 No timescale set for "my_interface".

[ERROR:PA0206] top.v:27 Missing timeunit/timeprecision for "bottom2".

[ERROR:PA0206] top.v:36 Missing timeunit/timeprecision for "bottom3".

[ERROR:PA0206] top1.v:2 Missing timeunit/timeprecision for "my_interface".

[INFO :CP0300] Compilation...

[INFO :CP0303] top.v:17 Compile module "work@bottom1".

[INFO :CP0303] top.v:27 Compile module "work@bottom2".

[INFO :CP0303] top.v:36 Compile module "work@bottom3".

[INFO :CP0303] top1.v:32 Compile module "work@middle".

[INFO :CP0303] top1.v:36 Compile module "work@middle::nested".

[INFO :CP0304] top1.v:2 Compile interface "work@my_interface".

[INFO :CP0303] top.v:2 Compile module "work@top".

[INFO :CP0302] top.v:8 Compile class "work@env".

[INFO :CP0302] /home/alain/Surelog/src/dist/surelog/bin/../sv/builtin.sv:4 Compile class "work@mailbox".

[INFO :CP0302] /home/alain/Surelog/src/dist/surelog/bin/../sv/builtin.sv:33 Compile class "work@process".

[INFO :CP0302] /home/alain/Surelog/src/dist/surelog/bin/../sv/builtin.sv:58 Compile class "work@semaphore".

[INFO :EL0526] Design Elaboration...

[NOTE :EL0503] top.v:2 Top level module "work@top".

[NOTE :EL0503] top.v:17 Top level module "work@bottom1".

[NOTE :EL0503] top1.v:32 Top level module "work@middle".

[WARNI:EL0505] top1.v:21 Multiply defined module "work@bottom1",
               top.v:17 previous definition.

[WARNI:EL0505] top1.v:26 Multiply defined module "work@bottom2",
               top.v:27 previous definition.

[WARNI:EL0505] top1.v:46 Multiply defined module "work@bottom3",
               top.v:36 previous definition.

[WARNI:EL0505] top1.v:15 Multiply defined module "work@top",
               top.v:2 previous definition.

[NOTE :EL0504] Multiple top level modules in design.

[WARNI:EL0500] top.v:38 Cannot find a module definition for "work@bottom3::ddr".

[NOTE :EL0508] Nb Top level modules: 3.

[NOTE :EL0509] Max instance depth: 3.

[NOTE :EL0510] Nb instances: 7.

[NOTE :EL0511] Nb leaf instances: 4.

[WARNI:EL0512] Nb undefined modules: 1.

[WARNI:EL0513] Nb undefined instances: 1.

[ERROR:CP0328] top.v:8 Undefined base class "uvm_env" extended by "work@env".

[ERROR:CP0317] top.v:11 Undefined type "uvm_phase".

[  FATAL] : 0
[  ERROR] : 5
[WARNING] : 10
[   NOTE] : 8

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

0.90user 0.01system 0:00.92elapsed 99%CPU (0avgtext+0avgdata 45572maxresident)k
0inputs+32outputs (0major+14746minor)pagefaults 0swaps
sh: 2: -mt: not found