Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
d4bc91e228686cd8ec9eee019b4f0db9b7bc26cb
/
.
/
SVIncCompil
/
Testcases
/
YosysBigSim
/
bch_verilog
/
sim
/
settings.sh
blob: a1fc8b1612c6656eeae595088d33edcbe3e5bf88 [
file
] [
log
] [
blame
]
YOSYS_GLOBRST
=
true
RTL
=
"bch_decode.v bch_encode.v bch_math.v bch_syndrome_method1.v
bch_syndrome_method2.v bch_syndrome.v chien.v dec_decode.v
tmec_decode_parallel.v tmec_decode_serial.v tmec_decode.v"
SIM
=
"tb_sim.v sim.v"
