Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
refs/heads/mithro-patch-1
/
.
/
SVIncCompil
/
Testcases
/
Icarus
/
ivltests
/
disp_parm.v
blob: aee384933b5152cf5d36de361d822378ccf69521 [
file
] [
log
] [
blame
] [
edit
]
/* From PR#516 */
module
top
();
parameter GEORGE
=
8
'd5;
parameter HARRY = 10;
initial begin
#1;
$display("decimal GEORGE: %0d, HARRY: %0d",GEORGE, HARRY);
$display("binary GEORGE: '
b
%
0b
,
HARRY
:
'b%0b",GEORGE, HARRY);
$finish;
end
endmodule
