Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
refs/heads/mithro-patch-1
/
.
/
SVIncCompil
/
Testcases
/
Verilator
/
t_runflag.v
blob: 5edda933b56f8ed1bbf43303ddadd620a4f07bdd [
file
] [
log
] [
blame
] [
edit
]
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2003 by Wilson Snyder.
module
t
;
initial
begin
$write
(
"*-* All Finished *-*\n"
);
$finish
;
end
endmodule