Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
refs/heads/mithro-patch-1
/
.
/
SVIncCompil
/
Testcases
/
Yosys
/
lut
/
map_mux.v
blob: ae69404e2854a4f6191b709b7a6c7cb76256d0a5 [
file
] [
log
] [
blame
] [
edit
]
module
top
();
input a
,
b
,
s
;
output y
;
assign y
=
s
?
a
:
b
;
endmodule