Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
refs/heads/mithro-patch-1
/
.
/
SVIncCompil
/
Testcases
/
YosysOldTests
/
spi
/
scripts
/
synth.ys
blob: 28a660cc32a15f840f3fa32a30203e35f6c3a4d1 [
file
] [
log
] [
blame
] [
edit
]
read_verilog rtl
/
spi_clgen
.
v
read_verilog rtl
/
spi_shift
.
v
read_verilog rtl
/
spi_top
.
v
hierarchy
-
top spi_top
script
../
scripts
/
generic
.
ys
write_verilog
-
noattr output
/
synth
.
v
