Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
refs/heads/mithro-patch-1
/
.
/
SVIncCompil
/
Testcases
/
YosysTestSuite
/
opt
/
opt_lut.ys
blob: a9fccbb624c05e4d47e0baf73573977396025abd [
file
] [
log
] [
blame
] [
edit
]
read_verilog opt_lut
.
v
equiv_opt
-
map
+
/ice40/
cells_sim
.
v
-
assert
synth_ice40
