Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
refs/heads/mithro-patch-1
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
frontends
/
read
/
top.v
blob: b0e34d2dc5186866400ce231e651674271e951a5 [
file
] [
log
] [
blame
] [
edit
]
module
top
(
input x
,
input y
,
input cin
,
input clk
,
output A
,
output cout
);
`ifndef BUG
assign A = y + cin;
assign cout = x + A;
`
else
assign
{
cout
,
A
}
=
cin
-
y
*
x
;
`endif
endmodule