Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
refs/heads/mithro-patch-1
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
simple
/
muxcover
/
top.v
blob: c6464e6f52cb74a24abb08eb4cdcc4683c204bba [
file
] [
log
] [
blame
] [
edit
]
module
top
(
input
[
7
:
0
]
S
,
input
[
255
:
0
]
D
,
output M256
);
`ifndef BUG
assign M256 = D[S];
`
else
assign M256
=
S
[
D
];
`endif
endmodule