Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
refs/heads/mithro-patch-1
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
simple
/
scripts
/
dff2dffs.ys
blob: 8618c8fd33e972a117a6b0355bcb0495bad01548 [
file
] [
log
] [
blame
] [
edit
]
read_verilog
../
top
.
v
proc
techmap
dff2dffs
design
-
reset
read_verilog
../
top
.
v
synth
-
top top
flatten
opt
opt_rmdff
write_verilog synth
.
v
