Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
refs/heads/mithro-patch-1
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
simple
/
scripts
/
luts.ys
blob: 2b2b98c2ceb37cf789bd25ddfa9d54bde3571576 [
file
] [
log
] [
blame
] [
edit
]
read_verilog
../
top
.
v
synth
-
top top
abc
-
lut
4
write_verilog synth
.
v
